MAX96717GTJ/VY+T
ADI（亚德诺） integrated circuits in TQFN-32 package.
- Package
- TQFN-32
Illustration for selection reference only
P82B96TD
Bidirectional bus buffer for extending I2C bus communication distance and capacitive load capability.
- Product Code
- DH2875EF46
- Brand
- NXP/恩智浦
- Package
- SO-8
- Packaging
- —
- Category
- Integrated Circuits
- Weight
- —
DatasheetNo verified manufacturer datasheet available yet
DESCRIPTION
Description
OVERVIEW
Product Overview
This model is a bidirectional bus buffer from NXP, primarily used to extend the capacitive load capability and communication distance of I2C bus systems. In I2C bus applications, as the number of connected devices increases or the wiring becomes longer, bus capacitance increases, which may degrade signal quality. Such buffers can divide the bus into segments isolated by buffers, allowing the system to support more slave devices and longer transmission distances.
APPLICATIONS
Applications
- Used for bus expansion in multi-device I2C bus systems.
- Used for signal buffering in long-distance I2C communication links.
- Used for management buses in servers and communication equipment.
- Used for segment isolation of I2C buses in industrial control.
FEATURES AND BENEFITS
Features and Benefits
- Bidirectional buffering supports bidirectional data transfer on I2C buses.
- Can segment the bus to reduce capacitive load per segment.
- Helps expand the number of devices connectable on the bus.
- Suitable for multi-master or multi-slave I2C bus architectures.
ADDITIONAL DETAILS
Additional Details
Before purchasing, confirm that the operating voltage range matches the target I2C bus level, and verify that the package and pinout meet the design requirements.
Verify product details against the manufacturer datasheet before purchase.
REQUEST A QUOTE
Quote for P82B96TD
Submit your estimated quantity and contact details for a personal quote based on brand, lot and lead time.
+86 19065141374Mon–Sat 09:00–18:00 (GMT+8)